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tive-triple-point areas where the sensing
electrode, electrolyte, and sample gas
meet. These areas are formed by cutting
openings in the electrolyte membrane.
The electrode current generated from
electrochemical oxidation of ethylene at
the active triple points is proportional to
the concentration of ethylene. An addi-
tional film of the solid-electrolyte mem-
brane material is deposited on the sens-
ing electrode to increase the effective
triple-point areas and thereby enhance
the detection signal. 
The sensor chip is placed in a holder
that is part of a polycarbonate housing.
When fully assembled, the housing
holds the solid-electrolyte membrane in
contact with the chip (see figure). The
housing includes a water reservoir for
keeping the solid-electrolyte membrane
hydrated. The housing also includes
flow channels for circulating a sample
stream of air over the chip: ethylene is
brought to the sensing surface predom-
inately by convection in this sample
stream. The sample stream is generated
by a built-in sampling pump. The
forced circulation of sample air con-
tributes to the attainment of a low de-
tection limit.
In addition to the sensor and the sam-
pling pump, the apparatus includes elec-
tronic circuitry for regulating the sensor
potentials, measuring the sensing-elec-
trode current, and displaying the ethyl-
ene-concentration reading. The elec-
tronic circuitry includes a data logger
for digital collection via a serial port with
an optional analog output.
Overall, the apparatus is capable of
measuring ethylene concentrations
from 5 to 5,000 ppb with a response
time of less than 30 seconds. The mag-
nitude of response of the sensor cur-
rent is in the range of 5 to 50 picoam-
peres/ppb. The signal-to-noise ratio is
greater than 3 at the low detection limit
of 5 ppb.
The sensor is fairly selective for ethyl-
ene. It is not subject to interference by
O2 or CO2. It does respond to NO, NO2,
and H2S, but these gases are generally
not expected to be present at significant
concentrations in controlled plant-
growth environments. The sensor also
responds to some volatile compounds
present in some soil samples. Further re-
search will be necessary to reduce these
interferences.
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A generic design and a corresponding
operating sequence have been devel-
oped for increasing the linear-response
dynamic range of a complementary
metal oxide/semiconductor (CMOS)
image sensor. The design provides for
linear calibrated dual-gain pixels that
operate at high gain at a low signal level
and at low gain at a signal level above a
preset threshold.  Unlike most prior de-
signs for increasing dynamic range of an
image sensor, this design does not entail
any increase in noise (including fixed-
pattern noise), decrease in responsivity
or linearity, or degradation of photomet-
ric calibration.
The figure is a simplified schematic
diagram showing the circuit of one
pixel and pertinent parts of its column
readout circuitry. The conventional
part of the pixel circuit includes a pho-
todiode having a small capacitance, CD.
The unconventional part includes an
additional larger capacitance, CL, that
can be connected to the photodiode via
a transfer gate controlled in part by 
a latch.
In the high-gain mode, the signal la-
beled TSR in the figure is held low
through the latch, which also helps to
adapt the gain on a pixel-by-pixel basis.
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Dual-gain pixels are automatically switched to the most appropriate gain level. 
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The Pixel and Column Readout Circuitry enable operation in either of two gain modes and automatic
choice of whichever mode is appropriate for the present illumination level.
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A prototype small, lightweight micro
Sun sensor (MSS) has been flight quali-
fied as part of the attitude-determina-
tion system of a spacecraft or for Mars
surface operations. The MSS has previ-
ously been reported at a very early stage
of development in NASA Tech Briefs, Vol.
28, No. 1 (January 2004). 
An MSS is essentially a miniature mul-
tiple-pinhole electronic camera com-
bined with digital processing electronics
that functions analogously to a sundial.
A micromachined mask containing a
number of microscopic pinholes is
mounted in front of an active-pixel sen-
sor (APS). Electronic circuits for con-
trolling the operation of the APS, read-
out from the pixel photodetectors, and
analog-to-digital conversion are all inte-
grated onto the same chip along with
the APS. The digital processing includes
computation of the centroids of the pin-
hole Sun images on the APS. The space-
craft computer has the task of convert-
ing the Sun centroids into Sun angles
utilizing a calibration polynomial. 
The micromachined mask comprises
a 500-μm-thick silicon wafer, onto which
is deposited a 57-nm-thick chromium ad-
hesion-promotion layer followed by a
200-nm-thick gold light-absorption layer.
The pinholes, 50 μm in diameter, are
formed in the gold layer by photolithog-
raphy. The chromium layer is thin
enough to be penetrable by an amount
of Sunlight adequate to form measura-
ble pinhole images. A spacer frame be-
tween the mask and the APS maintains a
gap of ≈1 mm between the pinhole
plane and the photodetector plane of
the APS. 
To minimize data volume, mass, and
power consumption, the digital process-
ing of the APS readouts takes place in a
single field-programmable gate array
(FPGA). The particular FPGA is a radia-
tion-tolerant unit that contains ≈32,000
gates. No external memory is used so the
FPGA calculates the centroids in real
time as pixels are read off the APS with
minimal internal memory. To enable the
MSS to fit into a small package, the APS,
the FPGA, and other components are
mounted on a single two-sided board fol-
lowing chip-on-board design practices
(see figure). 
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Flight Qualified Micro Sun Sensor 
Attributes include compactness, low mass, and low power consumption. 
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The Entire MSS fits into a compact package.
Light must be coupled to the pixel
through a microlens or by back illumina-
tion in order to obtain a high effective
fill factor; this is necessary to ensure
high quantum efficiency, a loss of which
would minimize the efficacy of the dy-
namic-range-enhancement scheme.
Once the level of illumination of the
pixel exceeds the threshold, TSR is
turned on, causing the transfer gate to
conduct, thereby adding CL to the pixel
capacitance. The added capacitance  re-
duces the conversion gain, and increases
the pixel electron-handling capacity,
thereby providing an extension of the
dynamic range.
By use of an array of comparators also
at the bottom of the column, pho-
tocharge voltages on sampling capaci-
tors in each column  are compared with
a reference voltage to determine
whether it is necessary to switch from the
high-gain to the low-gain mode. De-
pending upon the built-in offset in each
pixel and in each comparator, the point
at which the gain change occurs will be
different, adding gain-dependent fixed
pattern noise in each pixel. The offset,
and hence the fixed pattern noise, is
eliminated by sampling the pixel read-
out charge four times by use of four ca-
pacitors (instead of two such capacitors
as in conventional design) connected to
the bottom of the column via electronic
switches SHS1, SHR1, SHS2, and SHR2,
respectively, corresponding to high and
low values of the signals TSR and RST.
The samples are combined in an appro-
priate fashion to cancel offset-induced
errors, and provide spurious-free imag-
ing with extended dynamic range. 
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